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DIRECTSEQUENCE CODE DIVISION MULTIPLE ACCESS (DS-CDMA) COMMUNICATION SYSTEMAND A RECEIVER FOR USE IN SUCH ASYSTEM BACKGROUND OF THE INVENTION
The present invention relates to a direct sequence code division multiple access (DS-CDMA) communication sys tem and to a receiver for use in such a system.
In a DS-CDMA communication system a digital signal, for example digitised speech or data, is multiplied by a coding sequence comprising a pseudo-random sequence which spreads the energy in the modulating signal, which energy is transmitted as a spread spectrum signal. At the receiver, the antenna signal is multiplied by the same pseudo-random sequence which is synchronised to the spreading sequence in order to recover the modulating signal. Due to multipath effects which will cause intersym bol interference, Rake combining is used to overcome these effects and to produce a modulating signal which can be demodulated satisfactory.
In the case of a DS-CDMA communication system sev eral different spread spectrum signals having the same or different chip rams and transmitted simultaneously at the same frequency by different users may be received at an antenna, each signal having been subject to different mul tipath effects, a method of equalisation which attempts to determine the channel impulse response and invert it is not adequate. Amongst the problems is what is known as the near-far effect due to signals from transmitters being received at a base station at different power levels. This effect is overcome by the base stations having fast power control algorithms.
In order for a receiver to be able to adapt itself to different conditions which may be found in practice, it must be able to cope with multiple bit rates which are required by a multi-media service provision, variations in the loading of the system, bit error degradation that other users' interfer ence causes and power control failure caused, for example, by near-far interference under severe fading conditions.
SUMMARY OF THE INVENTION
It is an object of the present invention to recover a DS-CDMA signal effectively.
According to one aspect of the present invention there is provided a direct sequence-code division multiple access (DS-CDMA) system comprising a transmitter and a receiver, the transmitter having means for multiplying a modulating signal with a spreading sequence in order to form a spread spectrum signal and for transmitting the spread spectrum signal on a CDMA channel, and the receiver comprising means for receiving signals on said CDMA channel, means for cancelling multiple access inter ference, said means including feedforward filtering means, feedback filtering means, quantizing means for producing quantized decisions from information derived from the feedforward filtering means, means for making tentative decisions on received information, means for producing an inversion of the equivalent CDMA channel in dependence on the cross correlation values of all the contemporaneous users and means responsive to the production of the inver sion of the equivalent CDMA channel for adjusting tap weights of at least the feedforward filtering means. According to a second aspect of the present invention there is provided a direct sequence-code division multiple access (DS-CDMA) system comprising a transmitter and a receiver, the transmitter having means for multiplying a modulating signal with a spreading sequence in order to form a spread spectrum signal and for transmitting the spread spectrum signal on a CDMA channel, and the receiver comprising an interference canceller having a signal input, delay means coupled to the input, an equalizer having an input coupled to the delay means, first subtracting means having first and second inputs and an output, the first input being connected to an output of the equalizer, a quantizing stage having an input coupled to the output of the subtractor and a signal output, second subtracting means having a first input coupled to the input of the quantizing stage and a second input coupled to the output of the quantizing stage and an output, means for producing preliminary decisions having an input coupled to the signal input and an output, memory means having first input means coupled to the output of the quantizing stage, second input means coupled to the output of the means for producing preliminary deci sions and output means, signal cancelling means having first input means coupled to the output means of the memory means, and an output coupled to the first subtracting means, wherein the output of the second subtracting means is coupled to means for adjusting the tap weights of the equalizer and the signal cancelling means and wherein the length of the equalizer is substantially equal to or greater than the length of a spreading sequence used to form the DS-CDMA signal.
According to a third aspect of the present invention there is provided a receiver for a DS-CDMA signal, comprising means for cancelling multiple access interference, said means including feedforward filtering means, feedback fil tering means, quantizing means for producing quantized decisions from information derived from the feedforward filtering means, means for making tentative decisions on received information, means for producing an inversion of the equivalent CDMA channel in dependence on the cross correlation values of all the contemporaneous users and means responsive to the production of the inversion for adjusting tap weights of at least the feedforward filtering CaS. According to a fourth aspect of the present invention there is provided a receiver for a DS-CDMA signal, comprising an interference canceller having a signal input, delay means coupled to the input, an equalizer having an input coupled to the delay means, first subtracting means having first and second inputs and an output, the first input being connected to an output of the equalizer, a quantizing stage having an input coupled to the output of the subtractor and a signal output, second subtracting means having a first input coupled to the input of the quantizing stage and a second input coupled to the output of the quantizing stage and an output, means for producing preliminary decisions having an input coupled the signal input and an output, memory means having first input means coupled to the output of the quantizing stage, Second input means coupled to the output of the means for producing preliminary decisions and output means, signal cancelling means having first input means coupled to the output means of the memory means, and an output coupled to the first subtracting means, wherein the output of the second subtracting means is coupled to means for adjusting the tap weights of the equalizer and the signal cancelling means and wherein the length of the equalizer is substantially equal to or greater than the length of a spread ing sequence used to form the DS-CDMA signal. in FIG. 3 , page 165, a canceller for intersymbol interference. The canceller comprises a decision feedback circuit having a receiving filter with an input for the channel signal, means for sampling the output of the receiving filter at the bit rate, a summing stage having an input coupled to receive the sampled signal and an output coupled to a bit-by-bit detector which produces the final decisions. The final decisions are applied to a feedback filter for removing post cursive intersymbol interference, the output of which is applied to another, inverting, input of the summing stage. Pre-cursive intersymbol interference is removed by connecting a simple receiver for producing tentative decisions to the input of the receiving filter. The tentative decisions are applied to a feedforward filter which has an output connected to a further, inverting, input of the summing stage. Such known arrangements endeavour to produce the inverse of the channel impulse response which is used to cancel the interference. A problem with DS CDMA is that there may be several different simultaneous transmissions on the same frequency channel, which trans missions may be asynchronous and at different bit rates. Accordingly in order to approach the performance of a single user it is not sufficient just to estimate the channel impulse response and perform combining. The transmitter Tx comprises a source 10 of digital data which may comprise a data terminal or a speech coder. The output from the source 10 comprises a stream of bits having a frequency F bits per second. The stream of bits is applied to a digital multiplier such as an EX-OR gate 12. A pseudo random code generator 14 generates a coding sequence expressed in chips per bit, for example N chips per bit, which is applied to the EX-OR gate 12. The output of the EX-OR gate 12 comprises a stream of chips having a frequency FxN chips per second. Thus for example if F=10db/s and N=1000 then the chip rate is 10M chips/ second. The output from the EX-OR gate 12 is applied to a symbol generator 16 which in turn is coupled to a digital modulator (or mapper) 18 and finally to an antenna 20. As is known, one effect of spreading the spectrum of digital data from the source 10 is to spread the energy in the signal over a wider bandwidth so that it appears as noise when viewed on an oscilloscope.
The receiver Rx comprises an antenna 22 connected to an rf amplifying stage 24. The received signal is then passed to a despreading stage 26 which is supplied with the same coding sequence from a code generator 28. In an over simplified version of the receiver, the stage 26 would com prise an EX-OR stage whose output would be a signal at the bit rate. However in reality the stages 26,28 have to syn chronise the locally generated code sequence with that in the signal, frequently by means of correlation, and also deal with multiple path intersymbol interference due to portions of the transmitted signal being reflected by obstructions such as a tall building 36 shown diagrammatically in FIG. 1. Additionally as it is envisaged that there will be other differently coded users using the same frequency channel in FIG. 3 . The canceller 38 comprises an input 40 and output 42. The signal applied to the input 40 may have already been despread using for example a bank of code matched filters (not shown), the outputs of which are combined in a summing stage. As the received signal has been despread the signal at the terminal 40 is the data signal in bits. Alternatively the signal may not already have been despread in which case the data signal is in chips. In any event the signal at the output 42 comprises bits.
Assuming an embodiment in which the signal at the input comprises bits, a delay stage 44 and a simple receiver 46 are connected to the input 40. A linear synchronous equalizer 48 has an input connected to the delay stage 44 and an output coupled to an input 49 of a subtracting stage 50. A maximum likelihood decision stage 52 is coupled between an output of the subtracting stage 50 and the output 42 for deriving quantized decisions from the soft decision information pre sented at the output of the subtracting stage. Another sub tracting stage 54 obtains the difference between the signals applied to, and derived from, the decision stage 52. A memory 56 formed by two first in first out (FIFO) sections 56A,56B has inputs 55.57 coupled to the output 42 and to the output of the receiver 46, respectively, for storing the quantized decisions and tentative (or preliminary) decisions derived respectively therefrom. A transversal filter 58 has an input coupled to the memory 56 and an output coupled to an input 51 of the subtracting stage 50. The output from the subtracting stage 54 comprises an error signal which is applied to the lineariser 48 and to the transversal filter 58 in order to recalculate the filter tap weights in accordance with for example a least mean square (LMS) algorithm or a recursive least squares (RLS) algorithm, known per se. The simple receiver 46 comprises a separate equalizer which makes preliminary decisions about future samples and when used in combination with decisions about past samples will provide a good representation of the precursor and post cursor ISI and very good cancellation of the ISI in the current sample at the output of the equalizer 48. These future and past decisions are stored in the memory 56 and are applied to the input of the transversal filter 58 consisting of parts 58A,58B. The part 58B has a greater number of stages for the future decisions than the part 58A for the past decisions.
The amount of delay introduced by the stage 44 compen sates for the transmission of the signal through the simple receiver 46. Means (not shown) are provided for clocking the various stages of the canceller 38 in synchronism.
In a single input single output variant of the embodiment shown in FIG. 3 the linear synchronous equalizer 48 is replaced by a linear fractionally spaced equalizer 60 (FIG.  4) . The equalizer 60 itself is a transverse equalizer into which chips are clocked by a sampling device 62 operating at a multiple of the chip frequency for example twice the chip frequency. However the output of this equalizer is sampled by a sampling device 64 at the bit rate. In this embodiment, the simple receiver 46 is replaced by either a fractionally spaced equalizer having an input coupled to the output of the sampling device or the combination of a code matched filter and an equalizer. In either case the output comprises a bit rate signal. The data aided multiuser inter ference canceller otherwise operates as described with ref erence to FIG. 3 . The error signal from the subtracting stage 54 is used to calculate the tap weights of the equalizer 60 and the transversal filter 58.
In the case of the embodiments shown in FIGS. 3 and 4, the lengths of the equalizer 48 in the feedforward path is greater than or comparable to the length of the spreading sequence. If the length is not correct, the receiver's resis tance to the near/far effect is affected.
An equation for the updating of the tap weights is C+1FC, 21.e.v, where C and care vectors representing the new and previous tap weights, v is a vector representing an input to the equalizer, e is the error signal (from the subtracting stage 54), and u is a constant which is critical when considering the near-far effect.
In the case of the linear fractionally spaced equalizer 60, the constant u has a value of 10. FIG. 5 illustrates diagrammatically two approaches to cancelling multiple access interference in DS-CDMA trans missions using multivariate predication.
A first approach concerns single input, single output (SISO) for a bit rate signal. The CDMA intersymbol inter ference canceller comprises either a multiple input multiple output (MIMO) arrangement, which would be used by a base station to recover signals from several users, or mul tiple input/single output (MISO) arrangement, which would 5,550,810 7 be used by a base station to recover a signal for one user, consisting of a bank 80 of synchronised data aided interfer ence cancellers (DAICs). In the case of MIMO architecture, the data aided multiuser interference canceller can exploit the additional information coming from the code matched filters of the interfering users. The simple receiver 46 will then provide preliminary decisions of the future interfering symbols. These preliminary decisions do not necessarily have to be correct.
An alternative approach relating to using SISO for a chip rate signal, comprises a SISO or single input multiple output SIMO arrangement comprising a single data aided multiuser interference canceller (DAMIC) 82 of a type described with reference to FIGS. 3 and 4. In the case of SISO, the DAMIC observes the accumulated ISI from the simultaneous mobile station transmissions and attempts to remove it. In the SISO implementation architecture the simple receiver 46 produces preliminary decisions of future data symbols (data of the user of interest). This does not necessarily mean that the future decisions have to be correct. Thus, the complexity requirements for the receiver 46 can be relaxed provided that the effect of incorrect tentative decisions to the overall receiver performance is not very significant.
FIG. 6 illustrates a block schematic diagram of a MISO arrangement. A received signal r(t) on the input 40 is applied to a bank of code matched filters CMF1 to CMF5 each of which has an input for a respective user's code PRC1 to PRCS in order to despread the signal. Each code matched filter, which comprises a correlator and an integrator, or, alternatively, an FIR filter has an output coupled by respec tive bit rate sampling devices 98 to respective data aided multiuser interference cancellers C11 to C15. A summing stage 84 has inputs 85 to 89 coupled to outputs from the respective cancellers C11 to C15 and an output 90 connected to a decision stage 100.
Assuming that the wanted user has the code PRC1, the signals on the inputs 86 to 89 are subtracted from that on the input 85.
Akxk MIMO data aided multiuser interference canceller, where k is the number of users, can be described by a matrix C(D) which denotes its transfer function in the frequency (D-transform) or time domain, as follows:-
Any one row of this matrix describes a MISO detector which is equivalent to a SISO fractionally spaced (FS) data aided multiuser interference canceller. The matrix C(D) is derived by using the Minimum Mean Square criterion, known perse. In the case of FIG. 6 , the output of the decision stage (or quantizer) 100 minus the bits transmitted by the user of interest, squared has to be minimised. An extension of the receiver to cancel interference by other users that transmit with different bit rates will now be described. In order to achieve this capability, a form of coding which has multirate capability is best employed, one such coding is a low rate orthogonal convolution (LOROC) LOROC encoded signals having a constant chip rate, that is the product of bit rate x spreading factor is constant. Thus if the bit rate is reduced then the spreading factor is increased and vice versa. In the interests of brevity only the features of difference between FIGS. 3 and 7 will be described. In whose outputs 93 are connectable to the canceller 38 by switches 94 which are controlled by a control stage 96 which actuates the switches 94 in response to the result of an interference cancellation control algorithm.
The Rake combiner 92, known per se, comprises a bank of code matched filters each having an input for a dynami cally delayed version of the pseudo random code of any one particular user, delay means and a signal combiner. Although the Rake receiver can be used to combine optimally the multipath components, it is more effective in cancelling other users' interference and hence reducing the biterror rate (BER).
If a receiver is in a good reception area and the power control algorithm normally used to compensate for the near-far effect is able to provide adequate performance, the switches 94 are open and battery power is saved through not having to operate the canceller 38. When the receiver Rx hands over to a saturated cell or when the power control algorithm cannot operate correctly, the switches 94 are closed to connect the canceller 38 to the Rake combiner and provide multiuser cancellation. This effectively increases the capacity of the system, since the quality of the channel may be otherwise intolerable.
From reading the present disclosure, other modifications will be apparent to persons skilled in the art. Such modifi cations may involve other features which are already known in the design, manufacture and use of DS-CDMA systems and receivers therefor and which may be used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure of the present application also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any claim and 5,550,810 9 whether or not it mitigates any or all of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.
What is claimed is:
1. A direct sequence-code division multiple access (DS CDMA) system, having associated therewith cross correla tion values among contemporaneous users, the system com prising: a transmitter and a receiver, the transmitter having means for multiplying a modulating signal with a spreading sequence in order to form a spread spectrum signal and means for transmitting the spread spectrum signal on a CDMA channel, and the receiver comprising receiving means for receiving signals on said CDMA channel, and interference cancelling means for cancelling multiple access interference, said interference cancelling means including an input coupled to the receiving means for receiving the received signals, feedforward filtering means coupled to the input for processing the received signals, quantizing means coupled to the feedforward filtering means for producing quantized decisions from infor mation derived from the feedforward filtering means, tentative decision means coupled to the input for making tentative decisions on the received signals, characterizing means, coupled to the tentative decision means and the quantizing means, for characterizing the CDMA channel in dependence on the cross correlation values of all the contemporaneous users, and adjusting means responsive to the characterizing means for adjusting tap weights of at least the feedforward filtering means so as to cancel substantially multiple access interference.
2. The system as claimed in claim 1, wherein the CDMA channel is described in the frequency or time domain by a matrix C(D), where
and where k represents a number of users. 3. The system of claim 2, wherein the characterizing means, in characterizing the CDMA channel produces an inversion of the characterized channel.
4. The system of claim 2, wherein the CDMA channel is described in the frequency domain using the D-transform.
5. The system as claimed in claim 1, wherein the char acterizing means comprises a feedback filtering means coupled to each of the tentative decision means and the quantizing means for processing the tentative decisions and the quantized decisions.
6. The system as claimed in claim 5, wherein the char acterizing means comprises memory means, coupled to each of the tentative decision means and the quantizing means, for storing tentative decisions and quantized decisions, respectively.
7. The system as claimed in claim 6, wherein the feedback filtering means is coupled to the tentative decision means via the memory means, and is coupled to the feedforward filtering means at least via the quantizing means. 8. The DS-CDMA system as claimed in claim 7, wherein the feedback filtering means is coupled to the feedforward filtering means via first differencing means, the first differ encing means having a first input that receives a signal output by the feedforward filtering means, a second input that receives a signal output from the feedback filtering means, and an output that comprises a first difference signal, the first difference signal is derived from the difference between the signals received at the first and second inputs and is provided to a second differencing means as a first input thereof and to the quantizing means, the second differencing means receives as a second input the quantized decisions of the quantizing means and produces a second difference signal that is provided to at least one of the feedback filtering means and the feedforward filtering C2S.
9. The system as claimed in claim 1, wherein the char acterizing means comprises memory means, coupled to each of the tentative decision means and the quantizing means, for storing tentative decisions and quantized decisions, respectively.
10. The system as claimed in claim 1, wherein the interference cancellation means includes an output to which the quantizing means is coupled for transmission of the quantized decisions.
11. A direct sequence-code division multiple access (DS CDMA) system comprising a transmitter and a receiver, the transmitter having means for multiplying a modulating signal with a spreading sequence in order to form a spread spectrum signal and for transmitting the spread spectrum signal on a CDMA channel, and the receiver comprising an interference canceller having a signal input, delay means coupled to the input, an equalizer having an input coupled to the delay means, first subtracting means having first and second inputs and an output, the first input being connected to an output of the equalizer, a quantizing stage having an input coupled to the output of the subtractor and a signal output, second subtracting means having a first input coupled to the input of the quantizing stage and a second input coupled to the output of the quantizing stage and an output, means for producing preliminary decisions having an input coupled to the signal input and an output, memory means having first input means coupled to the output of the quantizing stage, second input means coupled to the output of the means for producing preliminary decisions and output means, signal cancelling means having first input means coupled to the output means of the memory means, and an output coupled to the first subtracting means, wherein the output of the second subtracting means is coupled to means for adjusting the tap weights of the equalizer and the signal cancelling means and wherein the length of the equalizer is substantially equal to or greater than the length of a spread ing sequence used to form the DS-CDMA signal.
12. A receiver for receiving direct sequence-code division multiple access (DS-CDMA) signals on a CDMA channel, the signals being transmitted by contemporaneous users and having associated therewith cross correlation values, the receiver comprising: means for cancelling multiple access interference, said means including feedforward filtering means, feedback filtering means, quantizing means for pro ducing quantized decisions from information derived from the feedforward filtering means, means for making tentative decisions on the received DS-CDMA signal, characterizing means, coupled to the tentative decision means and the quantizing means, for characterizing the CDMA channel in dependence on the cross correlation values of all the con temporaneous users, and adjusting means responsive to the 5,550,810 11 characterizing means for adjusting tap weights of at least the feed forward filtering means so as to cancel substantially multiple access interference. 13 . A receiver for a DS-CDMA signal, comprising an interference canceller having a signal input, delay means coupled to the input, an equalizer having an input coupled to the delay means, first subtracting means having first and second inputs and an output, the first input being connected to an output of the equalizer, a quantizing stage having an input coupled to the output of the subtractor and a signal output, second subtracting means having a first input coupled to the input of the quantizing stage and a second input coupled to the output of the quantizing stage and an output, means for producing preliminary decisions having an input coupled to the signal input and an output, memory means having first input means coupled to the output of the quantizing stage, second input means coupled to the output of the means for producing preliminary decisions and out puts means, signal cancelling means having first input means coupled to the output means of the memory means, and an output coupled to the first subtracting means, wherein the output of the second subtracting means is coupled to means for adjusting the tap weights of the equalizer and the signal cancelling means and wherein the length of the equalizer is substantially equal to or greater than the length of a spreading sequence used to form the DS-CDMA signal.
14. A receiver as claimed in claim 13, wherein the signal cancelling means has a plurality of shift register stages for receiving preliminary decisions derived in operation and stored in the memory means and past decisions derived in operation and stored in the memory means, characterised in that the number of shift register stages required for past decisions is less than the number of shift register stages required for preliminary decisions.
15. A receiver as claimed in claim 14, characterized in that the equalizer comprises a fractionally spaced equalizer which despreads and equalizes a received DS-CDMA signal. 16 . A receiver as claimed in claim 14, characterized in that the equalizer comprises a linear synchronous equalizer and in that a signal despreading means is coupled to said signal input. 18. A receiver as claimed in claim 14, wherein for a multiple input single output, the receiver is characterized by a plurality of code matched filters having a common input for receiving an input signal, means for applying a different user's spreading code to each of the code matched filters, means for sampling the output of each code matched filter at the bit rate, a corresponding plurality of interference can cellers having inputs coupled to a respective one of the sampling means, means coupled to outputs of the interfer ence cancellers for subtracting unwanted signals from a wanted signal and producing a difference signal and quan tizing means having an input for receiving the difference signal.
19. A receiver as claimed in claim 13, characterised in that the equalizer comprises a fractionally spaced equalizer which despreads and equalizes a received DS-CDMA signal. 20 . A receiver as claimed in claim 13, characterised in that the equalizer comprises a linear synchronous equalizer and in that a signal despreading means is coupled to said signal input.
21. A receiver as claimed in claim 13, characterised by the interference canceller having decoding means coupled between the signal output of the quantizing stage and the first input to the memory means. 22 . A receiver as claimed in claim 13, wherein for a multiple input single output, the receiver is characterised by a plurality of code matched filters having a common input for receiving an input signal, means for applying a different user's spreading code to each of the code matched filters, means for sampling the output of each code matched filter at the bit rate, a corresponding plurality of interference can cellers having inputs coupled to a respective one of the sampling means, means coupled to outputs of the interfer ence cancellers for subtracting unwanted signals from a wanted signal and producing a difference signal and quan tizing means having an input for receiving the difference signal.
